Hardware Documentation

NetDCU™A5

Version 1.05
(2022-03-14)

Elektronik Systeme

Untere Waldplätze 23
D-70569 Stuttgart
Phone: +49(0)711-123722-0
Fax: +49(0)711-123722-99

About This Document

This document describes how to use the NetDCU™A5 board with mechanical and electrical information. The latest version of this document can be found at:

http://www.fs-net.de.

Attention: Please also note the circuit diagram of our reference design.

ESD Requirements

All F&S hardware products are ESD (electrostatic sensitive devices). All products are handled and packaged according to ESD guidelines. Please do not handle or store ESD-sensitive material in ESD-unsafe environments. Negligent handling will harm the product and warranty claims become void.

History

Date	V	Platform	A,M,R	Chapter	Description	Au
2013-02-22	0.01				Initial Release	DB
2013-07-25	0.03		A	5	Change battery current	DB
2014-08-15	0.03		M	*	Change of Company CI	JG
2014-08-18	1.00		M	6	Add power consumption	KW
2014-10-06	1.01		A	2.4.4 2.7.2 2.8.1	Fifo depth of UART interfaces	HF
2014-10-06	1.01		M	2.8.3 2.8.4	Add Note regarding compatibility to NetDCU8/NetDCU10	HF
2015-03-11	1.02		R	2.7.2	J5 I/O Interface	HF
2015-03-11	1.02		M	2.7	Changed signal name to CPU internal name.	HF
2017-12-15	1.03		A	7, 8, 9	Add Storage, ROHS and Matirix Code	KW
2021-05-12	1.04		M	*	Change for PCB Revision 1.30	MW
2022-03-14	1.05		M	5.4	SDA/SCL were swapped	HF

V	Version
A,M,R	Added, Modified, Removed
Au	Author

Table of Contents

1 Block diagram



Figure 1: Block Diagram

2 Connector Layout



Figure 2: Connector Layout Top



Figure 3: Connector Bottom

Dimensions	Description
Size	100mm x 80mm
PCB Thickness	1.6mm ± 0.1mm
Height of the parts on the top side	Max. 7mm
Height of the parts on the bottom side	Max. 9mm
Weight	45gr

Table 1: Mechanical Dimensions

3D Step model available, please contact support@fs-net.de

3 Interface and Signal Description

3.1 Counting of the connector pins

All connections prepared for two-row connectors on the NetDCUA5 are treated as follows.

The row with pin 1 contains all odd-numbered pins (1, 3, 5, 7, etc.), and, corresponding to this, the row without pin 1 contains all even-numbered pins (2, 4, 6, 8, etc.).

Pin 1 is marked with a small triangle on the PCB

3.2 Connector types

Connectors J1, J3, J4, J5, and J7 are 2.54mm pitch dual row holes for THT connectors.

All of them are on the same 2.54mm grid.

Customer specific connectors can be soldered by F&S.

Ask sales (sales@fs-net.de) for a quote.

3.3 J1

J1 on NetDCUA5 combines J1 and J2 on older NetDCUs.

	Pin	Signal	CPU Pad	I/O	Voltage	Pins on older NetDCU	Remarks
J1	1	LAN1_RX+	-	I/Odiff		J2 Pin2	
J1	2	LAN1_RX-	-	I/Odiff		J2 Pin1	
J1	3	RTS2	- / PTB6	O	TTL/RS232	J2 Pin4	
J1	4	RXD2	- / PTB5	I	TTL/RS232	J2 Pin3	
J1	5	CTS2	- / PTB7	I	TTL/RS232	J2 Pin6	
J1	6	TXD2	- / PTB4	O	TTL/RS232	J2 Pin5	
J1	7	LAN1_TX+	-	I/Odiff		J2 Pin8	
J1	8	LAN1_TX-	-	I/Odiff		J2 Pin7	
J1	9	V50-OUT	-	O	5.0V	J2 Pin10	
J1	10	GND		PWR	-	J2 Pin9	
J1	11	CAN1-TX	PTB17	O	5.0V	J2 Pin12	
J1	12	CAN1-RX	PTB16	I	5.0V	J2 Pin11	
J1	13	CAN2-TX	PTB15	O	5.0V	-	
J1	14	CAN2-RX	PTB14	I	5.0V	-	
J1	15	LAN2_RX+	-	I/Odiff		-	
J1	16	LAN2_RX-	-	I/Odiff		-	
J1	17	LAN2_TX+	-	I/Odiff		-	
J1	18	LAN2_TX-	-	I/Odiff		-	
J1	19	VCFL-IN		PWR	5.0 – 20V	J1 Pin1	
J1	20	n.c.	-	-	-	J1 Pin2	
J1	21	V50-IN		PWR	5.0V	J1 Pin3	
J1	22	V50-IN		PWR	5.0V	J1 Pin4	
J1	23	VBAT		PWR	3.0V	J1 Pin5	
J1	24	n.c.	-		-	J1 Pin6	
J1	25	GND		PWR	-	J1 Pin7	
J1	26	GND		PWR	-	J1 Pin8	

3.4 J3 RGB Interface

To use the LCD Signals as GPIOs please contact our support team. Not all pin connected directly from the CPU to the connector. Mounting options are possible.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J3	1	GND		PWR	-	
J3	2	R3	PTE8	O	3.3/5.0V	LCD R3
J3	3	R2	PTE7	O	3.3/5.0V	LCD R2(LSB)
J3	4	G7	PTE120	O	3.3/5.0V	LCD G7(MSB)
J3	5	G6	PTE19	O	3.3/5.0V	LCD G6
J3	6	G5	PTE18	O	3.3/5.0V	LCD G5
J3	7	G4	PTE17	O	3.3/5.0V	LCD G4
J3	8	GND		PWR	-	
J3	9	B5	PTE26	O	3.3/5.0V	LCD B5
J3	10	B4	PTE25	O	3.3/5.0V	LCD B4
J3	11	B3	PTE24	O	3.3/5.0V	LCD B3
J3	12	B2	PTE23	O	3.3/5.0V	LCD B2(LSB)
J3	13	G3	PTE16	O	3.3/5.0V	LCD G3
J3	14	G2	PTE15	O	3.3/5.0V	LCD G2(LSB)
J3	15	B7	PTE28	O	3.3/5.0V	LCD B7(MSB)
J3	16	B6	PTE27	O	3.3/5.0V	LCD B6
J3	17	GND		PWR	-	
J3	18	VEEK	PTB0	O	3.3/5.0V	Backlight dimming Voltage (0..3.3V)
J3	19	CLK	PTE2	O	3.3/5.0V	LCD Clock
J3	20	VSNCY	PTE1	O	3.3/5.0V	LCD VSYNC
J3	21	DE	PTE4	O	3.3/5.0V	LCD Data Enable
J3	22	HSYNC	PTE0	O	3.3/5.0V	LCD HSYNC
J3	23	DEN	PTB3	O	3.3/5.0V	Display On Signal
J3	24	GND		PWR	-	
J3	25	VLCD	-	PWR	3.3/5.0V	Display voltage (3.3/5.0V) set with Jumper J1 and J2
J3	26	n.n.	-	-	-	
J3	27	n.n.	-	-	-	
J3	28	GND		PWR	-	
J3	29	n.n.	-	-	-	

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J3	30	VCFL	-	PWR	5.0 – 20.0V	Switched Backlight Voltage from J1
J3	31	R4	PTE9	O	3.3/5.0V	LCD R4
J3	32	R5	PTE10	O	3.3/5.0V	LCD R5
J3	33	R6		O	3.3/5.0V	LCD R6
J3	34	R7		O	3.3/5.0V	LCD R7(MSB)

3.5 J4 FS-Bus (8 bit Extension interface)

All I/O2 go an onboard 4,7kΩ Pull-Up to VIO.

FS-Bus voltage can be 3.3V or 5.0V depending on configuration.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J4	1	D0	PTB13	I/O	3.3/5.0V	Data Bit D0
J4	2	D1	PTB12	I/O	3.3/5.0V	Data Bit D1
J4	3	D2	PTD13	I/O	3.3/5.0V	Data Bit D2
J4	4	D3	PTD12	I/O	3.3/5.0V	Data Bit D3
J4	5	D4	PTD11	I/O	3.3/5.0V	Data Bit D4
J4	6	D5	PTD10	I/O	3.3/5.0V	Data Bit D5
J4	7	D6	PTD9	I/O	3.3/5.0V	Data Bit D6
J4	8	D7	PTD8	I/O	3.3/5.0V	Data Bit D7
J4	9	VIO	-	PWR	3.3/5.0V	IO Voltage Out
J4	10	RD	PTB28	O	3.3/5.0V	Read Output, Active High
J4	11	nCS	PTB26	O	3.3/5.0V	Chip Select, Active Low
J4	12	ADE	PTD7	O	3.3/5.0V	Address Enable, Active High
J4	13	nIRQ	PTB8	I	3.3/5.0V	Interrupt, Active Low
J4	14	nRES	-	I	3.3/5.0V	Reset, Active Low
J4	15	PWM	PTB1	O	3.3	
J4	16	GND		PWR	-	

3.6 J5 GPIO

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J5	1	GPIO_J5_1	PTB18	I/O	3.3V	
J5	2	ROW7	PTA12	I/O	3.3V	
J5	3	ROW6	PTA11	I/O	3.3V	
J5	4	ROW5	PTA10	I/O	3.3V	
J5	5	ROW4	PTA9	I/O	3.3V	
J5	6	ROW3	PTA8	I/O	3.3V	
J5	7	ROW2	PTD26	I/O	3.3V	
J5	8	ROW1	PTD25	I/O	3.3V	
J5	9	ROW0	PTD24	I/O	3.3V	
J5	10	COL8 / I2C2-DAT / SPI0-MISO	PTB20	I/O	3.3V	4,7kΩ Pull-Up
J5	11	COL9 / I2C2-CLK / SPI0-MOSI	PTB21	I/O	3.3V	4,7kΩ Pull-Up
J5	12	RXD1	PTD1	I	RS232 / TTL	
J5	13	COL10 / SPI0-CS0	PTB19	I/O	3.3V	4,7kΩ Pull-Up
J5	14	TXD1	PTD0	O	RS232 / TTL	
J5	15	COL11 /SPI0-CLK	PTB22	I/O	3.3V	
J5	16	GND		PWR	-	
J5	17	COL7	PTD31	I/O	3.3V	4,7kΩ Pull-Up
J5	18	COL6	PTD30	I/O	3.3V	4,7kΩ Pull-Up
J5	19	COL5	PTD29	I/O	3.3V	4,7kΩ Pull-Up
J5	20	COL4	PTD6	I/O	3.3V	4,7kΩ Pull-Up
J5	21	COL3	PTD5	I/O	3.3V	4,7kΩ Pull-Up
J5	22	COL2	PTD4	I/O	3.3V	4,7kΩ Pull-Up
J5	23	COL1	PTD3	I/O	3.3V	4,7kΩ Pull-Up
J5	24	COL0	PTD2	I/O	3.3V	4,7kΩ Pull-Up
J5	25	V50-OUT		PWR O	5.0V	
J5	26	V33-OUT		PWR O	3.3V	

3.7 J7

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J7	1	LINEOUT-L	-	O		
J7	2	LINEOUT-R	-	O		
J7	3	GND		PWR		
J7	4	LINEIN-L	-	I		
J7	5	LINEIN-R	-	I		
J7	6	GND		PWR		
J7	7	MIC	-	I		
J7	8	MICBIAS	-	I		
J7	9	RXD3 / AD2	PTA21 / ADC1SE8	I		
J7	10	TXD3 / AD3	PTA20 / ADC1SE9	I/O		
J7	11	AD0	ADC0SE8	I		
J7	12	AD1	ADC0SE9	I		
J7	13	V50-OUT		PWR O	5.0V	
J7	14	GND		PWR		
J7	15	TOUCH X+	-	I		
J7	16	TOUCH Y+	-	I		
J7	17	TOUCH X-	-	I		
J7	18	TOUCH Y-	-	I		
J7	19	V33-OUT		PWR O	3.3V	
J7	20	GND		PWR		
J7	21	USBD-	USB0_DM	I/Odiff		
J7	22	USBD+	USB0_DP	I/Odiff		
J7	23	USBH-	USB1_DM	I/Odiff		
J7	24	USBH+	USB1_DP	I/Odiff		
J7	25	USBD Detect	USB0_VBUS_DETECT	I	5.0V	
J7	26	USBH Power	-	O	5.0V	

4 SD Card

The NetDCUA5 offers a SD Card Slot.

For specification and licensing please refer the website of the SD Association http://www.sdcard.org.

5 Interfaces

5.1 J7 USB Host

The 90 Ohm differential pair of USB signals doesn't need any termination. For external ports ESD and EMV protection is required nearby the USB connector.

	Pin	Signal	CPU Pad	I/O	Voltage	Description
J7	23	USBH-	USB1_DN	I/O		90 Ohm differential pair; Preferred for host
J7	24	USBH+	USB1_DP	I/O		
J7	26	USBH Power	-	O	5.0V	Power enable

Table 2: USB Host Interface

5.2 USB OTG

The 90 Ohm differential pair of USB signals don't need any termination. For external ports ESD and EMV protection is required nearby the USB connector.

	Pin	Signal	CPU Pad	I/O	Voltage	Description
J2	25	USBD Detect	USB0_VBUS_DETECT	I	5.0V	Input
J2	22	USBD+	USB0_DP	I/O		90 Ohm differential pair
J2	21	USBD-	USB0_DN	I/O		

Table 3: USB Device Interface

5.3 SPI

The module support HS SPI (Serial Peripheral Interface). All signals are 3.3V compliant. Devices on baseboard with other voltage need a level shifter.

Signals don't have pull-ups on module.

For more chip selects, interrupts and other signals use GPIOs and modify the driver.

	Pin	Signal	CPU Pad	SM*1	MM*1	Voltage	Description
J5	13	SPI0_CS0	PTB19	I	O	3.3V	
J5	10	SPI0_MISO	PTB20	O	I	3.3V	Shared with I2C
J5	11	SPI0_MOSI	PTB21	I	O	3.3V	Shared with I2C
J5	15	SPI0_CLK	PTB22	I	O	3.3V	

*1: SM: Slave Mode, MM: Master Mode

Table 4: SPI Interface

5.4 I2C

The module supports an I2C interface as I2C master. Devices on baseboard with other voltage need a level shifter.

For more chip selects, interrupts and other signals use GPIOs and modify the driver.

	Pin	Signal	CPU Pad	I/O	Voltage	Description
J5	10	I2C2_SDA	PTB20	I/O	3.3V	onboard pull-up 4,7k; shared with SPI
J5	11	I2C2_SCL	PTB21	I/O	3.3V	onboard pull-up 4,7k; shared with SPI

Table 5: I2C Interface

5.5 Serial ports

	Pin	Signal	CPU Pad	I/O	Level	Description
J5	12	RXD1	PTD1	I	RS232 / TTL	Reserved for debug*1
J5	13	TXD1	PTD0	O	RS232 / TTL	Reserved for debug*1
J1	3	RTS2	PTB6	O	RS232 / TTL	*2
J1	4	RXD2	PTB5	I	RS232 / TTL	*2
J1	5	CTS2	PTB7	I	RS232 / TTL	*2
J1	6	TXD2	PTB4	O	RS232 / TTL	*2
J7	9	RXD3	PTA21	I	RS232 / TTL	*1
J7	10	TXD3	PTA20	O	RS232 / TTL	*1

Table 6: UART A Interface

We recommend to use UART_A for debugging and service only.

F&S standard software uses DCE mode for UART.

*1 8-entry transmit and 8-entry receive FIFOs (SCI2)

*2 16-entry transmit and 16-entry receive FIFOs (SCI1)

5.6 Ethernet

The NetDCU offers two 10/100Mbit Ethernet Ports

	Pin	Signal	KSZ8081 Pad	I/O	Remarks	RJ45 Pin
J1	1	LAN1_RX+	RXP	I/O	Ethernet 1 RX Data+	3
J1	2	LAN1_RX-	RXN	I/O	Ethernet 1 RX Data-	6
J1	7	LAN1_TX+	TXP	I/O	Ethernet 1 TX Data+	1
J1	8	LAN1_TX-	TXN	I/O	Ethernet 1 TX Data-	2
J1	15	LAN2_RX+	RXP	I/O	Ethernet 2 RX Data+	3
J1	16	LAN2_RX-	RXN	I/O	Ethernet 2 RX Data-	6
J1	17	LAN2_TX+	TXP	I/O	Ethernet 2 TX Data+	1
J1	18	LAN2_TX-	TXN	I/O	Ethernet 2 TX Data-	2

Table 7: 2x 10/100Mbit Ethernet Interface

Connect directly to RJ45 connector

The intra pair mismatch of each differential pair should be <50 mil (1.27mm).

Please also refer our "Ethernet Routing Guidelines" on our web download area and refer the comments at our forum.

Ethernet 2 is optional and not mounted in all configurations. Please contact sales to get more information.

5.7 Audio

The audio codec NXP SGTL5000 is mounted on the module.

	Pin	Signal	I/O	Description
J7	1	LINEOUT-L	O	Audio Line Out Left
J7	2	LINEOUT-R	O	Audio Line Out Right
J7	4	LINEIN-L	I	Audio Line In Left
J7	5	LINEIN-R	I	Audio Line In Right
J7	7	MIC	I	Microphone In
J7	8	MICBIAS	I	Microphone Bias Voltage

Table 8: Audio Interface

5.8 Digital RGB

To use the LCD Signals as GPIOs please contact our support team. Not all pin connected directly from the CPU to the connector. Mounting options are possible.

All signals can work with 3.3V or 5.0V logic level.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J3	1	GND		PWR	-	
J3	2	R3	PTE8	O	3.3/5.0V	LCD R3
J3	3	R2	PTE7	O	3.3/5.0V	LCD R2(LSB)
J3	4	G7	PTE120	O	3.3/5.0V	LCD G7(MSB)
J3	5	G6	PTE19	O	3.3/5.0V	LCD G6
J3	6	G5	PTE18	O	3.3/5.0V	LCD G5
J3	7	G4	PTE17	O	3.3/5.0V	LCD G4
J3	8	GND		PWR	-	
J3	9	B5	PTE26	O	3.3/5.0V	LCD B5
J3	10	B4	PTE25	O	3.3/5.0V	LCD B4
J3	11	B3	PTE24	O	3.3/5.0V	LCD B3
J3	12	B2	PTE23	O	3.3/5.0V	LCD B2(LSB)
J3	13	G3	PTE16	O	3.3/5.0V	LCD G3
J3	14	G2	PTE15	O	3.3/5.0V	LCD G2(LSB)
J3	15	B7	PTE28	O	3.3/5.0V	LCD B7(MSB)
J3	16	B6	PTE27	O	3.3/5.0V	LCD B6
J3	17	GND		PWR	-	
J3	18	VEEK	PTB0	O	3.3/5.0V	Backlight dimming Voltage (0..3.3V)
J3	19	CLK	PTE2	O	3.3/5.0V	LCD Clock
J3	20	VSNCY	PTE1	O	3.3/5.0V	LCD VSYNC
J3	21	DE	PTE4	O	3.3/5.0V	LCD Data Enable
J3	22	HSYNC	PTE0	O	3.3/5.0V	LCD HSYNC
J3	23	DEN	PTB3	O	3.3/5.0V	Display On Signal
J3	24	GND		PWR	-	
J3	25	VLCD	-	PWR	3.3/5.0V	Display voltage (3.3/5.0V) set with Jumper J1 and J2
J3	26	n.n.	-	-	-	
J3	27	n.n.	-	-	-	
J3	28	GND		PWR	-	

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J3	29	n.n.	-	-	-	
J3	30	VCFL	-	PWR	5.0 – 20.0V	Switched Backlight Voltage from J1
J3	31	R4	PTE9	O	3.3/5.0V	LCD R4
J3	32	R5	PTE10	O	3.3/5.0V	LCD R5
J3	33	R6		O	3.3/5.0V	LCD R6
J3	34	R7		O	3.3/5.0V	LCD R7(MSB)

Table 9: RGB Interface

Note: Most displays support HSYNC/VSYNC or DE mode. Please be sure just connect only useful signals at same time. The 18bit w/o HSYNC/VSYNC mode needs a special configuration made by software. Please refer the SW manual for this configuration.

5.9 CAN Interface

The module can also support two CAN Interfaces with 5.0V Logic Level.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J1	12	CAN1_RX	PTB14	I	5.0V	CAN Receive Data
J1	11	CAN1_TX	PTB15	O	5.0V	CAN Transmit Data
J1	14	CAN2_RX	PTB16	I	5.0V	CAN Receive Data
J1	13	CAN2_TX	PTB17	O	5.0V	CAN Transmit Data

Table 10: CAN Pin Layout

5.10 Touch Interface

The module support a 4-wire Resistive Touch.

	Pin	Signal	I/O	Description
J7	15	TOUCH X+	I	
J7	16	TOUCH Y+	I	
J7	17	TOUCH X-	I	
J7	18	TOUCH Y-	I	

Table 11: Touch Interface

5.11 Analog Input

The module support up to 4 Analog Inputs. AD2 and AD3 is shared with COM3.

	Pin	Signal	CPU Pad	I/O	Voltage	Remarks
J7	11	AD0	ADC0SE8	I	0…3.3V	47kΩ Pull-Down
J7	12	AD1	ADC0SE9	I	0…3.3V	47kΩ Pull-Down
J7	9	AD2	ADC1SE8	I	0…3.3V	47kΩ Pull-Down
J7	10	AD3	ADC1SE9	I	0…3.3V	47kΩ Pull-Down

Table 12: Analog Input

AD2/3 is optional and not mounted in all configurations. Please contact sales to get more information.

5.12 GPIOs

GPIOs are free programmable. All GPIOs can trigger an interrupt. Pull-ups or pull-downs are configurable by software, but they are not available at board start-up. On a non-powered board it's not allowed to have a voltage on one of the GPIO contacts. Also a higher voltage as the announced IO power is not allowed.

6 Status LEDs

The NetDCUA5 has five LED status indicators.



Figure 6.1: Status LED

The following status information's is displayed.

LED	Signal	Description
1	RUN	CPU in Run-Mode
2	STA1	Status indication 1 (see Software documentation)
3	ETH1	Ethernet1 Link and activity status
4	STA2	Status indication 2 (see Software documentation)
5	ETH2	Ethernet2 Link and activity status

Table 13: Status LEDs

7 Configuration



Figure 4: NetDCUA5 Top View

7.1 Display Interface

Power supply for the display and display type are configured with jumpers

Configuration	Resistor
LCD Power Supply 3.3V (default)	R131
LCD Power Supply 5.0V	R132

Warning: Do not set both resistors at the same time, this will short the power supply and will damage the board.

Jumper: 0□ Resistor, size 0805

7.2 FS-BUS Interface

The voltage level of the FS-BUS (J4) can be set by jumpers.

Configuration	Resistor
Voltage Level I/O Parallel Interface 3.3V (default)	R134
Voltage Level I/O Parallel Interface 5.0V	R133

Warning: Do not set both resistors at the same time, this will short the power supply and will damage the board.

Jumper: 0□ Resistor, size 0805

8 Power and Power Control Pins

	Pin	Signal	I/O	Description
J1	21 22	V50-IN	I	Main Power supply input please refer chapter 11 Electrical characteristic
J1	25 26	GND	I	Main Power supply Ground input
J1	23	VBAT	I	RTC battery input; tie to 3.0V please refer chapter 11 Electrical characteristic
J1	19	VCFL-IN	I	Backlight Input please refer chapter 11 Electrical characteristic
J4	14	RESETIN	I	Power on reset input; 10k PU; 3.3V

Table 14: Power and Power Control

By using a battery for VBAT you have to follow regulation rules. Please check with your test laboratory. It's possible to use a supercap instead.

RESETIN is the reset input for the module. RESETIN only resets the CPU. In the event of a power failure, V50-IN must be switched off and on to avoid latch-up effects.

The GND contacts which are given in the table above are the power ground contacts for VDD_VIN. For a better EMC performance it is highly recommended to connect all GND contacts to GND on the carrier board (not just the power ground contacts).

9 Flash

NetDCUA5 can be shipped with SLC NAND Flash. By default fuses of Vybrid CPU are configured so that NetDCUA5 boots from the assembled flash memory.

9.1 NAND Flash

The board implements the following to get reliable boot over long time:

- Use of SLC NAND flash memory
- Boot loader stored two times in flash memory
- Flash data protected by 32 bit ECC
- Algorithm for block refresh
- Operating system Linux uses UBI as file system

10 RTC

There is a NXP PCA8565 or compatible implemented on board. The accuracy is limited because the warming of the crystal on the board in operation. The RTC could drift some seconds per day.

11 Electrical characteristic

11.1 Absolute maximum ratings

Description	Min	Max	Unit
Input Voltage range 3.3V IOs	-0.3	OVDD*+0.3	V
Voltage on any IO with V50-IN off		0.3	V
Maximum power consumption VDD_VBAT at 85°C		0.8	µA
Maximum output current 3.3V*1		100	mA
Maximum output current 5.0V*1		100	mA
Maximum output current VLCD OUT		1	A
Maximum output current VCFL OUT		2	A

Table 15: Absolute Maximum Ratings

*1 Current on all output pins combined

11.2 DC Electrical Characteristics

Parameter	Description	Condition	Min	Max	Unit
V50-IN	Module main power		4.5	5.5	V
VBAT	RTC power		0.9	3.6	V
VCFL-IN	Backlight voltage in		3.3	30.0	V
USB_OTG*_VBUS	USB supply voltage		4.4	5.5	V
OVDD	On module 3.3V from on module PMIC, delayed after VDD_SNVS		3.15	3.45	V
V_{ih}	High Level Input Voltage		0.7*OVDD	OVDD	V
V_{il}	Low Level Input Voltage		0	0.3*OVDD	V
V_{oh}	High Level Output Voltage	I_{oh}=0.1mA	OVDD-0,15		V
V_{ol}	Low Level Output Voltage	I_{ol}=0.1mA		0.15	V
I_o	Output current IOs	3.3V		5	mA
I_{VBAT}	Current consumption VBAT			0.22[*1]	µA

Table 16: DC Electrical Characteristics

[*1] Low current: typical 0.22 µA at VDD = 3.3 V and Tamb = 25 °C

12 Thermal Specification

Operating Ranges	Min	Typ.	Max	Unit
Consumer Range Environment Temperature	0		+70	°C
Industrial Range Environment Temperature	-25		+85	°C

Note 1: Maximum CPU junction is 105°C. Cooling is need in this case. See also: *Power consumption and cooling*

Note 2: Life expectancy of the CPU is shortened by high temperatures. Please check NXP for more informations.

13 Review service

F&S provide a schematic review service for your baseboard implementation. Please send your schematic as searchable PDF to support@fs-net.de.

14 ESD and EMI implementing on COM

Like all other COM modules at the market there is no ESD protection on any signal out from the COM module. ESD protection hast to place as near as possible to the ESD source - this is the connector with external access on the COM baseboard. A helpful guide is available from TI; just search for slva680 at ti.com.

To reduce EMI the module supports spread spectrum. This will normally reduce EMI between 9 and 12 dB and so this decrease your shielding requirements. We strictly recommend having your baseboard with controlled impedance and wires as short as possible.

15 Second source rules

F&S qualifies their second sources for parts autonomously, as long as this does not touch the technical characteristics of the product. This is necessary to guarantee delivery times and product life. A setup of release samples with released second sources is not possible.

F&S does not use broker components without the consent of the customer.

16 Power consumption and cooling

Depend you product version you will have different temperature range and power consumption of the module.

The operating temperature can be measured on the mounting holes on top of the module and **shouldn't exceed the maximum operating temperature of the board** (85°C).

The maximum power consumption of the board could be **5 Watt**. This value is with 100% working of cores and full working graphic engines. Calculating with this scenario does need an expensive cooling.

Depend your application and your worst case scenario the maximum power consumption is much lower. This will save money on your cooling solution. We recommend to measure this with your application. We see values between max. **1.8Watt** to **2.1Watt**. Watt on different custom applications.

Because the different environments for air temperature, airflow, thermal radiation, power consumption of the board on your application and the power consumption of other components like power supply and LCD inside the system you have to calculate a working cooling solution for the board.

Just cooling the CPU with 70-90% of the power consumption of the entire board is the best way to cool the board.

To calculate your cooling we recommend this helpful literature and the CPU datasheet

- fischerelektronik.de/web_fisch…eKataloge/Heatsinks/#/18/
- http://www.eetimes.com/document.asp?doc_id=1276748
- http://www.eetimes.com/document.asp?doc_id=1276750

17 Storage conditions

Maximum storage on room temperature with non-condensing humidity: 6 months
Maximum storage on controlled conditions 25 ±5 °C, max. 60% humidity: 12 months
For longer storage we recommend vacuum dry packs.

18 ROHS and REACH statement

All F&S designs are created from lead-free components and are completely ROHS compliant.

The products we supply do not contain any substance on the latest candidate list published by the European Chemicals Agency according to Article 59(1,10) of Regulation (EC) 1907/2006 (REACH) in a concentration above 0.1 mass %.
Consequently, the obligations in No. 1 and 2 paragraphs in Annex are not relevant here.
Please understand that F&S is not performing any chemical analysis on its products to testify REACH compliance and is therefore not able to fill out any detailed inquiry forms.

19 Packaging

All F&S ESD-sensitive products are shipped either in trays or bags.
The modules are shipped in trays. One tray can hold 20 boards. An empty tray is used as top cover.

20 Matrix Code Sticker

All F&S hardware is shipped with a matrix code sticker including the serial number. Enter your serial number here https://www.fs-net.de/en/support/serial-number-info-and-rma/ to get information on shipping date and type of board.

Figure 5: Matrix Code Sticker

21 Appendix

Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. F&S Elektronik Systeme (“F&S”) assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained in this documentation.

F&S reserves the right to make changes in its products or product specifications or product documentation with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

F&S makes no warranty or guarantee regarding the suitability of its products for any particular purpose, nor does F&S assume any liability arising out of the documentation or use of any product and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

Products are not designed, intended, or authorized for use as components in systems intended for applications intended to support or sustain life, or for any other application in which the failure of the product from F&S could create a situation where personal injury or death may occur. Should the Buyer purchase or use a F&S product for any such unintended or unauthorized application, the Buyer shall indemnify and hold F&S and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that F&S was negligent regarding the design or manufacture of said product.

Specifications are subject to change without notice.

Warranty Terms

Hardware Warranties
F&S guarantees hardware products against defects in workmanship and material for a period of one (1) year from the date of shipment. Your sole remedy and F&S’s sole liability shall be for F&S, at its sole discretion, to either repair or replace the defective hardware product at no charge or to refund the purchase price. Shipment costs in both directions are the responsibility of the customer. This warranty is void if the hardware product has been altered or damaged by accident, misuse or abuse.

Software Warranties
Software is provided “AS IS”. F&S makes no warranties, either express or implied, with regard to the software object code or software source code either or with respect to any third party materials or intellectual property obtained from third parties. F&S makes no warranty that the software is useable or fit for any particular purpose. This warranty replaces all other warranties written or unwritten. F&S expressly disclaims any such warranties. In no case shall F&S be liable for any consequential damages.

Disclaimer of Warranty
THIS WARRANTY IS MADE IN PLACE OF ANY OTHER WARRANTY, WHETHER EXPRESSED, OR IMPLIED, OF MERCHANTABILITY, FITNESS FOR A SPECIFIC PURPOSE, NON-INFRINGEMENT OR THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION, EXCEPT THE WARRANTY EXPRESSLY STATED HEREIN. THE REMEDIES SET FORTH HEREIN SHALL BE THE SOLE AND EXCLUSIVE REMEDIES OF ANY PURCHASER WITH RESPECT TO ANY DEFECTIVE PRODUCT.

Limitation on Liability
UNDER NO CIRCUMSTANCES SHALL F&S BE LIABLE FOR ANY LOSS, DAMAGE OR EXPENSE SUFFERED OR INCURRED WITH RESPECT TO ANY DEFECTIVE PRODUCT. IN NO EVENT SHALL F&S BE LIABLE FOR ANY INCIDENTAL OR CONSEQUENTIAL DAMAGES THAT YOU MAY SUFFER DIRECTLY OR INDIRECTLY FROM USE OF ANY PRODUCT. BY ORDERING THE PRODUCT, THE CUSTOMER APPROVES THAT THE F&S PRODUCT, HARDWARE AND SOFTWARE, WAS THOROUGHLY TESTED AND HAS MET THE CUSTOMER'S REQUIREMETS AND SPECIFICATIONS

22 Content